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Abstract
In digital circuits, metastability can cause deteriorated signals that neither are logical 0 or log-
ical 1, breaking the abstraction of Boolean logic. Unfortunately, any way of reading a signal from
an unsynchronized clock domain or performing an analog-to-digital conversion incurs the risk of a
metastable upset; no digital circuit can deterministically avoid, resolve, or detect metastability (Ma-
rino, 1981). Synchronizers, the only traditional countermeasure, exponentially decrease the odds of
maintained metastability over time. Trading synchronization delay for an increased probability to
resolve metastability to logical 0 or 1, they do not guarantee success.
We propose a fundamentally different approach: It is possible to contain metastability by fine-
grained logical masking so that it cannot infect the entire circuit. This technique guarantees a limited
degree of metastability in — and uncertainty about — the output.
At the heart of our approach lies a time- and value-discrete model for metastability in synchro-
nous clocked digital circuits. Metastability is propagated in a worst-case fashion, allowing to derive
deterministic guarantees, without and unlike synchronizers. The proposed model permits positive
results and passes the test of reproducing Marino’s impossibility results. We fully classify which
functions can be computed by circuits with standard registers. Regarding masking registers, we
show that they become computationally strictly more powerful with each clock cycle, resulting in a
non-trivial hierarchy of computable functions.
Demonstrating the applicability of our approach, we present the first fault-tolerant distributed
clock synchronization algorithm that deterministically guarantees correct behavior in the presence
of metastability. As a consequence, clock domains can be synchronized without using synchronizers,
enabling metastability-free communication between them.
1 Introduction
A classic image invoked to explain metastability is a ball “resting” on the peak of a steep mountain. In
this unstable equilibrium the tiniest displacement exponentially self-amplifies, and the ball drops into a
valley. While for Sisyphus metastability admits some nanoseconds of respite, it fundamentally disrupts
operation in Very Large-Scale Integration (VLSI) circuits by breaking the abstraction of Boolean logic.
In digital circuits, every bistable storage element can become metastable. Metastability refers to
volatile states that usually involve an internal voltage strictly between logical 0 and 1. A metastable
storage element can output deteriorated signals, e.g., voltages stuck between logical 0 and logical 1,
oscillations, late or unclean transitions, or otherwise unspecified behavior. Such deteriorated signals may
violate timing constraints or input specifications of gates and further storage elements. Hence, dete-
riorated signals may spread through combinational logic and drive further bistables into metastability.
While metastability refers to a state of a bistable, we refer to the abovementioned deteriorated signals
as “metastable” for the sake of exposition.
Unfortunately, any way of reading a signal from an unsynchronized clock domain or performing an
analog-to-digital or time-to-digital conversion incurs the risk of a metastable result; no physical imple-
mentation of a non-trivial digital circuit can deterministically avoid, resolve, or detect metastability [25].
Traditionally, the only countermeasure is to write a potentially metastable signal into a synchro-
nizer [3, 4, 5, 15, 20, 21] and wait. Synchronizers exponentially decrease the odds of maintained me-
tastability over time [20, 21, 34]: In this unstable equilibrium the tiniest displacement exponentially
self-amplifies and the bistable resolves metastability. Put differently, the waiting time determines the
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probability to resolve to logical 0 or 1. Accordingly, this approach delays subsequent computations and
does not guarantee success.
We propose a fundamentally different approach: It is possible to contain metastability by fine-grained
logical masking so that it cannot infect the entire circuit. This technique guarantees a limited degree of
metastability in — and uncertainty about — the output. At the heart of our approach lies a model for
metastability in synchronous clocked digital circuits. Metastability is propagated in a worst-case fashion,
allowing to derive deterministic guarantees, without and unlike synchronizers.
The Challenge The problem with metastability is that it fundamentally disrupts operation in VLSI
circuits by breaking the abstraction of Boolean logic: A metastable signal can neither be viewed as
being logical 0 or 1. In particular, a metastable signal is not a random bit, and does not behave like an
unknown but fixed Boolean signal. As an example, the circuit that computes ¬x ∨ x using a Not and
a binary Or gate may output an arbitrary signal value if x is metastable: 0, 1, or again a metastable
signal. Note that this is not the case for unknown, but Boolean, x. The ability of such signals to “infect”
an entire circuit poses a severe challenge.
The Status Quo The fact that metastability cannot be avoided, resolved or detected, the hazard of
infecting entire circuits, and the unpleasant property of breaking the abstraction of Boolean logic have
led to the predominant belief that waiting — using well-designed synchronizers — essentially is the only
method of coping with the threat of metastability: Whenever a signal is potentially metastable, e.g., when
it is communicated across a clock boundary, its value is written to a synchronizer. After a predefined
time, the synchronizer output is assumed to have stabilized to logical 0 or 1, and the computation is
carried out in classical Boolean logic. In essence, this approach trades synchronization delay for increased
reliability; it does, however, not provide deterministic guarantees.
Relevance VLSI circuits grow in complexity and operating frequency, leading to a growing number
unsynchronized clock domains, technology becomes smaller, and the operating voltage is decreased to
save power [18]. These trends increase the risk of metastable upsets. Treating these risks in the traditional
way — by adding synchronizer stages — increases synchronization delays and thus is counterproductive
w.r.t. the desire for faster systems. Hence, we urgently need alternative techniques to reliably handle
metastability in both mission-critical and day-to-day systems.
Our Approach We challenge this point of view and exploit that logical masking provides some lever-
age. If, e.g., one input of a Nand gate is stable 0, its output remains 1 even if its other input is
arbitrarily deteriorated. This is owed to the way gates are implemented in Complementary Metal-Oxide-
Semiconductor (CMOS) logic and to transistor behavior under intermediate input voltage levels.
We conclude that it is possible to contain metastability to a limited part of the circuit instead of
attempting to resolve, detect, or avoid it altogether. Given Marino’s result [25], this is surprising, but
not a contradiction. More concretely, we show that a variety of operations can be performed in the
presence of a limited degree of metastability in the input, maintaining an according guarantee on the
output.
As an example, recall that in Binary Reflected Gray Code (BRGC) x and x+ 1 always only differ in
exactly one bit; each upcount flips one bit. Suppose Analog-to-Digital Converters (ADCs) output BRGC
but, due to their analog input, a possibly metastable bit u decides whether to output x or x + 1. As x
and x+1 only differ in a single bit, this bit is the only one that may become metastable in an appropriate
implementation (the Metastability-Containing Multiplexers (CMUXs) discussed in Section 3). Hence,
all possible stabilizations are in {x, x+ 1}, we refer to this as precision-1. Among other things, we show
that it is possible to sort such inputs in a way that the output still has precision-1.
We assume worst-case metastability propagation and still are able to guarantee correct results. This
opens up an alternative to the classic approach of postponing the actual computation by first using
synchronizers. Advantages over synchronizers are:
(1) No time is lost waiting for (possible) stabilization. This permits fast response times as, e.g.,
useful for high-frequency clock synchronization in hardware, see Section 8. Note that this removes
synchronization delay from the list of fundamental limits to the operating frequency.
(2) Correctness is guaranteed deterministically instead of probabilistically.
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Figure 1: The separation of concerns (analog – digital metastability-containing – analog) for fault-tolerant
clock synchronization in hardware.
(3) Stabilization can, but is not required to, happen “during” the computation, i.e., synchronization
and calculation happen simultaneously.
Separation of Concerns Clearly, the impossibility of resolving metastability still holds; metastability
may still occur, even if it is contained. Hence, a separation of concerns, compare Figure 1, is key to our
approach.
For the purpose of illustration, consider a hardware clock-synchronization algorithm, we discuss this
in Section 8. We start in the analog world: nodes generate clock pulses. Each node measures the time
differences between its own and all other nodes’ pulses using Time-to-Digital Converters (TDCs). Since
this involves entering the digital world, metastability in the measurements is unavoidable [25]. The
traditional approach is to hold the TDC outputs in synchronizers, spending time and thus imposing a
limit on the operating frequency. But as discussed above, it is possible to limit the metastability of each
measurement to at most one bit in BRGC-encoded numbers, where the metastable bit represents the
“uncertainty between x and x+ 1 clock ticks,” i.e., precision-1.
We apply metastability-containing components to digitally process these inputs to derive digital
correction parameters for the node’s oscillator. These parameters contain at most one metastable bit,
as above accounting for precision-1. We convert them to an analog control signal for the oscillator. This
way, the metastability translates to a small frequency offset within the uncertainty from the initial TDC
measurements.
In short, metastability is introduced at the TDCs, deterministically contained in the digital subcircuit,
and ultimately absorbed by the analog control signal.
1.1 Our Contribution
In Section 2, we present a rigorous time-discrete value-discrete model for metastability in clocked as
well as in purely combinational digital circuits. We consider two types of registers: simple (standard)
registers that do not provide any guarantees regarding metastability and masking registers that can
“hide” internal metastability to some degree using high- or low-threshold inverters. The propagation of
metastability is modeled in a worst-case fashion and metastable registers may or may not stabilize to
0 or 1. Hence, the resulting model thus allows us to derive deterministic guarantees concerning circuit
behavior under metastable inputs.
We consider the model that allows a novel and fundamentally different worst-case treatment of me-
tastability our main contribution. Accordingly, we are obligated to demonstrate that the model is not
too pessimistic, i.e., that it allows non-trivial positive results. We do this in Section 3, where we develop
CMUXs, these also serve as an example for the concept of metastability-containment as a whole. At the
same time, we are obligated to verify that it properly reflects the physical behavior of digital circuits,
i.e., that it is sufficiently pessimistic. We establish some basic properties in Section 4 and continue with
a reality check in Section 5, showing that the physical impossibility of avoiding, resolving, or detecting
metastability [25] holds in our model.
Having established some confidence that our model properly reflects the physical world and allows
reasoning about circuit design, we turn our attention to the question of computability. In Section 6, we
analyze what functions are computable by circuits w.r.t. the available register types and the number of
clock cycles. Let FunrM denote the class of functions that can be implemented by an arbitrary circuit
in r clock cycles;1 analogously, let FunrS denote the class of functions implementable in r clock cycles
of circuits that can only use simple registers. We show that the number of clock cycles is irrelevant for
1 The M indicates that the circuit may comprise masking registers.
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combinational and simple circuits:
· · · = Fun2S = Fun1S = Fun1M ( Fun2M ( · · · . (1)
The collapse of the hierarchy FunrS reflects the intuition from electrical engineering that synchronous
Boolean circuits can be unrolled. In the presence masking registers, however, unrolling does not yield
equivalent circuits and we obtain a strict inclusion.
In Section 7, we move on to demonstrating that even with simple registers, non-trivial functions
can be computed in the face of worst-case propagation of metastability. To this end, we fully classify
FunS . Furthermore, we establish the metastable closure, the strictest possible extension of a function
specification that allows it to be computed by a combinational or simple circuit. Our classification
provides an extremely simple test deciding whether a desired specification can be implemented.
Finally, we apply our techniques to show that an advanced, useful circuit is in reach. We show in
Section 8 that all operations required by the widely used [6, 22] fault-tolerant clock synchronization algo-
rithm of Lundelius Welch and Lynch [24] — max and min, sorting, and conversion between Thermometer
Code (TC) and BRGC — can be performed in a metastability-containing manner. Employing the above-
mentioned separation of concerns, a hardware implementation of the entire algorithm is within reach,
providing the deterministic guarantee that the algorithm works correctly at all times, despite metastable
upsets originating in the TDCs and without synchronizers.
As a consequence, we show that (1) synchronization delay poses no fundamental limit on the operating
frequency of clock synchronization in hardware and that (2) clock domains can be synchronized without
synchronizers. The latter shows that we may eliminate communication across unsynchronized clock
domains as a source of metastable upsets altogether.
1.2 Related Work
Metastability The phenomenon of metastable signals in fact has been studied for decades [20] with
the following key results. (1) No physical implementation of a digital circuit can reliably avoid, resolve, or
detect metastability; any digital circuit, including “detectors,” producing different outputs for different
input signals can be forced into metastability [25]. (2) The probability of an individual event generating
metastability can be kept low. Large transistor counts and high operational frequencies, low supply
voltages, temperature effects, and changes in technology, however, disallow to neglect the problem [4].
(3) Being an unstable equilibrium, the probability that, e.g., a memory cell remains in a metastable
state decreases exponentially over time [20, 21, 34]. Thus, waiting for a sufficiently long time reduces
the probability of sustained metastability to within acceptable bounds.
Synchronizers The predominant technique to cope with metastable upsets is to use synchronizers [3, 4,
5, 15, 20, 21]. Synchronizers are carefully designed [3, 15] bistable storage elements that hold potentially
metastable signals, e.g., after communicating them across a clock boundary. After a predefined time,
the synchronizer output is assumed to have stabilized to logical 0 or 1 and the computation is carried
out in classical Boolean logic. In essence, this approach trades delay for increased reliability, typically
expressed as Mean Time Between Failures (MTBF)
MTBF =
et/τ
TWFCFD
, (2)
where FC and FD are the clock and data transition frequencies, τ and TW are technology-dependent
values, and t is the predetermined time allotted for synchronization [3, 4, 5, 15, 20, 21, 31, 32]. Syn-
chronizers, however, do not provide deterministic guarantees and avoiding synchronization delay is an
important issue [31, 32].
Glitch/Hazard Propagation Logically masking metastability is related to glitch-free and hazard-free
circuits.
Metastability-containing circuits are related to glitch-free/hazard-free circuits, which have been ex-
tensively studied since Huffman [17] and Unger [33] introduced them. Eichelberger [11] extended these
results to multiple switching inputs and dynamic hazards, Brzozowski and Yoeli extended the simula-
tion algorithm [8], Brzozowski et al. surveyed techniques using higher-valued logics [7] such as Kleene’s
3-valued extension of Boolean logic, and Mendler et al. studied delay requirements needed to achieve
consistency with simulated results [26].
4
While we too resort to Kleene’s 3-valued to model metastability, there are differences to the classical
work on hazard-tolerant circuits: (1) A common assumption in hazard detection is that inputs only
perform well-defined, clean transitions, i.e., the assumption of a hazard-free input-generating circuitry
is made. This is the key difference to metastability-containment: Metastability encompasses much
more than inputs that are in the process of switching; metastable signals may or may not be in the
process of completing a transition, may be oscillating, and may get “stuck” at an intermediate voltage.
(2) Another common assumption in hazard detection is that circuits have a constant delay. This is no
longer the case in the presence of metastability; unless metastability is properly masked, circuit delays
can deteriorate in the presence of metastable input signals, even if the circuit eventually generates a stable
output [13]. This can cause late transitions that potentially drive further registers into metastability.
(3) Glitch-freedom is no requirement for metastability-containment. (4) When studying synthesis, we
allow for specifications where outputs may contain metastable bits. This is necessary for non-trivial
specifications in the presence of metastable inputs [25]. (5) We allow a circuit to compute a function in
multiple clock cycles. (6) Circuits may comprise masking registers [20].
OR Causality The work on weak (OR) causality in asynchronous circuits [35] studies the computation
of functions under availability of only a proper subset of its parameters. As an example, consider a
Boolean function f(x, y), where f(0, 0) = f(0, 1). An early-deciding asynchronous module may set its
output as soon as x = 0 arrives at its input, disregarding the value of y. Early-deciding circuits, however,
differ from our work because they are neither clocked synchronous designs nor do they necessarily operate
correctly in presence of metastable input bits: f(0,M) = f(0, 0) = f(0, 1) does not necessarily hold.
Speculative Computing To the best of our knowledge, the most closely related work is that by
Tarawneh et al. on speculative computing [31, 32]. The idea is the following: When computing f(x, y)
in presence of a potentially metastable input bit x, (1) speculatively compute both f(0, y) and f(1, y),
(2) in parallel, store the input bit x in a synchronizer for a predefined time that provides a sufficiently
large probability of resolving metastability of x, and (3) use x to select whether to output f(0, y) or
f(1, y). This hides (part of) the delay needed to synchronize x.
Like our approach, speculative computations allow for an overlap of synchronization and computation
time. The key differences are: (1) Relying on synchronizers, speculative computing incurs a non-zero
probability of failure; metastability-containment insists on deterministic guarantees. (2) In speculative
computing, the set of potentially metastable bits X must be known in advance. Regardless of the
considered function, the complexity of a speculative circuit grows exponentially in |X|. Neither is the
case for metastability-containment, as illustrated by several circuits [9, 14, 23, 30]. (3) Our model is
rooted in an extension of Boolean logic, i.e., uses a different function space. Hence, we face the question of
computability of such functions by digital circuits; this question does not apply to speculative computing
as it uses traditional Boolean functions.
Metastability-Containing Circuits Many of the proposed techniques have been successfully em-
ployed to obtain metastability-aware TDCs [14], metastability-containing BRGC sorting networks [9, 23],
CMUXs [13], and metastability-tolerant network-on-chip routers [30]. Simulations verify the positive
impact of metastability-containing techniques [9, 13, 30]. Most of these works channel efforts towards
metastability-containing Field-Programmable Gate Array (FPGA) and Application-Specific Integrated
Circuit (ASIC) implementations of fault-tolerant distributed clock synchronization; this paper establishes
that all required components are within reach.
1.3 Notation
N0 and N denote the natural numbers with and without 0. We abbreviate [k] := {` ∈ N0 | ` < k} for
k ∈ N0. Tuples a, b are concatenated by a ◦ b, and given a set S, P(S) := {S′ ⊆ S} is its power set.
2 Model of Computation
We propose a time-discrete and value-discrete model in which registers can become metastable and their
resulting output signals deteriorated. The model supports synchronous, clocked circuits composed of
registers and combinational logic and purely combinational circuits. Specifically, we study the generic
synchronous state-machine design depicted in Figure 2. Data is initially written into input registers.
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Figure 2: Generic synchronous state machine design in (a). The input register is initially prefilled. Local and
output registers are updated at each rising clock transition. The circuit behavior over time is depicted in (b).
The three phases of a clock cycle are shown: (1) register output stabilization, (2) propagation of outputs through
combinational logic to register inputs, and (3) stable register inputs.
At each rising clock transition, local and output registers update their state according to the circuit’s
combinational logic. Figure 2(b) shows the circuit’s behavior over time: (1) During the first phase,
the output of the recently updated local and output registers stabilizes. This is accounted for by the
clock-to-output time that can be bounded, except for the case of a metastable register. In this case, no
deterministic upper bound exists. (2) During phase two, the stable register output propagates through
the combinational logic to the register inputs. Its duration can be upper-bounded by the worst-case
propagation delay through the combinational part. (3) In the third phase, the register inputs are stable,
ready to be read (sampled), and result in updated local and output register states. The duration of
this phase is chosen such that it can account for potential delays in phase (1); this can mitigate some
metastable upsets. If the stabilization in phase (1), however, also exceeds the additional time in phase (3),
a register may read an unstable input value, potentially resulting in a metastable register.
As motivated, metastable registers output an undefined, arbitrarily deteriorated signal. Deteriorated
can mean any constant voltage between logical 0 and logical 1, arbitrary signal behavior over time, oscil-
lations, or simply violated timing constraints, such as late signal transitions. Furthermore, deteriorated
signals can cause registers to become metastable, e.g., due to violated constraints regarding timing or
input voltage. Knowing full well that metastability is a state of a bistable element and not a signal value
or voltage, we still need to talk about the “deterioration caused by or potentially causing metastability
in a register” in signals. For the sake of presentation — and as these effects are causally linked — we refer
to both phenomena using the term metastability without making the distinction explicit.
Our model uses Kleene’s 3-valued logic, a ternary extension of binary logic; the third value appro-
priately expresses the uncertainty about gate behavior in the presence of metastability. In the absence
of metastability, our model behaves like a traditional, deterministic, binary circuit model. In order to
obtain deterministic guarantees, we assume worst-case propagation of metastability: If a signal can be
“infected” by metastability, there is no way to prevent that.
Section 3 demonstrates our model using CMUXs, and Section 5 ensures that it is not “too optimistic”
by proving that it reproduces well-known impossibility results. Concretely, we show that for circuits in
our model avoiding, detecting, and resolving metastability is impossible, just as in physical circuits [25].
Clearly, this obliges us to provide evidence that our model has practical relevance, i.e., that it is indeed
possible to perform meaningful computations. Surprisingly, the classification derived in Section 7 entails
that many interesting functions can be implemented by circuits, which is discussed in Section 8.
In our model circuits are synchronous state machines: Combinational logic, represented by gates,
maps a circuit state to possible successor states. The combinational logic uses, and registers store, signal
values BM := {0, 1,M}. M represents a metastable signal, the only source of non-determinism. The
classical stable Boolean signal values are B := {0, 1}. Let x ∈ BkM be a k-bit tuple. Stored in registers
over time, the metastable bits may resolve to 0 or 1. The set of partial resolutions of x is ResM(x), and the
set of metastability-free, i.e., completely stabilized, resolutions is Res(x). If m bits in x are metastable,
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Figure 3: Registers as non-deterministic state machines; state transitions represent reads and are associated
with an output. As we propose a worst-case model, the dashed state transitions can be left out.
|ResM(x)| = 3m and |Res(x)| = 2m, since M serves as “wildcard” for BM and B, respectively. Formally,
ResM(x) :=
{
y ∈ BkM | ∀i ∈ [k] : xi = yi ∨ xi = M
}
, (3)
Res(x) := ResM(x) ∩Bk. (4)
2.1 Registers
We consider three types of single-bit registers, all of which behave just like in binary circuit models
unless metastability occurs: (1) simple registers which are oblivious to metastability, and (2) registers
that mask an internal metastable state to an output of 1 (mask-1) or (3) to 0 (mask-0). Physical
realizations of masking registers are obtained by flip-flops with high- or low-threshold inverters at the
output, amplifying an internal metastable signal to 1 or 0; see, e.g., Section 3.1 on metastability filters
in [20]. A register R has a type (simple, mask-0, or mask-1) and a state xR ∈ BM. R behaves according
to xR and its type’s non-deterministic state machine in Figure 3. Each clock cycle, R performs one state
transition annotated with some oR ∈ BM, which is the result of sampling R at that clock cycle’s rising
clock flank. This happens exactly once per clock cycle in our model and we refer to it as reading R. The
state transitions are not caused by sampling R but account for the possible resolution of metastability
during the preceeding clock cycle.
Consider a simple register in Figure 3(a). When in state 0, its output and successor state are both 0;
it behaves symmetrically in state 1. In state M, however, any output in BM combined with any successor
state in BM is possible.
Since our goal is to design circuits that operate correctly under metastability even if it never resolves,
we make two pessimistic simplifications: (1) If there are three parallel state transitions from state x to
x′ with outputs 0, 1,M, we only keep the one with output M, and (2) if, for some fixed output o ∈ BM,
there are state transitions from a state x to multiple states including M, we only keep the one with
successor state M. This simplification is obtained by ignoring the dashed state transitions in Figure 3,
and we maintain it throughout the paper. Observe that the dashed lines are a remnant of the highly
non-deterministic “anything can happen” behavior in the physical world; if one is pessimistic about the
behavior, however, one obtains the proposed simplification that ignores the dashed state transitions.
The mask-b registers, b ∈ B, shown in Figures 3(b) and 3(c), exhibit the following behavior: As long
as their state remains M, they output b 6= M; only when their state changes from M to 1− b they output
M once, after that they are stable.
2.2 Gates
We model the behavior of combinational gates in the presence of metastability. A gate is defined by
k ∈ N0 input ports, one output port — gates with k ≥ 2 distinct output ports are represented by k single-
output gates — and a Boolean function f : Bk → B. We generalize f to fM : BkM → BM as follows. Each
metastable input can be perceived as 0, as 1, or as metastable superposition M. Hence, to determine
fM(x), consider O := {f(x′) | x′ ∈ Res(x)}, the set of possible outputs of f after x fully stabilized. If
there is only a single possible output, i.e., O = {b} for some b ∈ B, the metastable bits in x have no
influence on f(x) and we set fM(x) := b. Otherwise, O = B, i.e., the metastable bits can change f(x),
and we set fM(x) := M. Observe that this is equivalent to Kleene’s 3-valued logic and that fM(x) = f(x)
for all x ∈ Bk.
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fAnd 0 1
0 0 0
1 0 1
fAndM 0 1 M
0 0 0 0
1 0 1 M
M 0 M M
fOr 0 1
0 0 1
1 1 1
fOrM 0 1 M
0 0 1 M
1 1 1 1
M M 1 M
Table 1: Gate behavior under metastability corresponds to Kleene’s 3-valued logic.
I1
L1
L2 O1
L1
L2
input outputcombinational logic
Figure 4: Combinational logic DAG with gates (gray) and registers (white). The input (I1), output (O1), and
local (L1 and L2) registers occur as input nodes, output nodes, and both, respectively.
As an example, consider Table 1 and the And-gate with two input ports implementing fAnd(x1, x2) =
x1 ∧ x2. We extend fAnd : B2 → B to fAndM : B2M → BM. For x ∈ B2, we have fAnd(x) = fAndM (x). Now
consider x = M1. We have Res(M1) = {01, 11}, so O = {fAnd(01), fAnd(11)} = {0, 1} = B, and thus
fAndM (M1) = M. For x = M0 we obtain Res(x) = {00, 10}, and O = {fAnd(00), fAnd(10)} = {0}. Hence,
fAndM (M0) = 0, i.e., the metastable bit is masked.
The Or-gate is handled analogously. Refer to Figure 7 for an example of metastability propagation
through combinational logic.
2.3 Combinational Logic
We model combinational logic as Directed Acyclic Graph (DAG) G = (V,A) with parallel arcs, compare
Figure 4. Each node either is an input node, an output node, or a gate (see Section 2.2).
Input nodes are sources in the DAG, i.e., have indegree 0 and an arbitrary outdegree, and output
nodes are sinks with indegree 1, i.e., have indegree 1 and outdegree 0. If v ∈ V is a gate, denote by
fv : B
kv
M → BM its gate function with kv ∈ N0 parameters. For each parameter of fv, v is connected to
exactly one input node or gate w by an arc (w, v) ∈ A. Every output node v is connected to exactly
one input node or gate w by an arc (w, v) ∈ A. Note that input nodes and gates can serve as input to
multiple gates and output nodes.
Suppose G has m input nodes and n output nodes. Then G defines a function fG : BmM → BnM as
follows. Starting with input x ∈ BmM, we evaluate the nodes v ∈ V . If v is an input node, it evaluates
to xv. Gates of indegree 0 are constants and evaluate accordingly. If v is a gate of non-zero indegree, it
evaluates to fv(x¯), where x¯ ∈ BkvM is the recursive evaluation of all nodes w with (w, v) ∈ A. Otherwise,
v is an output node, has indegree 1, and evaluates just as the unique node w with (w, v) ∈ A. Finally,
fG(x)v is the evaluation of the output node v.
2.4 Circuits
We formally define a circuit in this section, specify how it behaves in Section 2.5, and give an example
in Section 2.6.
Definition 1 (Circuit). A circuit C is defined by:
(1) m input registers, k local registers, and n output registers, m, k, n ∈ N0. Each register has exactly
one type — simple, mask-0, or mask-1 (see Section 2.1) — and is either input, output, or local
register.
(2) A combinational logic DAG G as defined in Section 2.3. G has m+ k input nodes, exactly one for
each non-output register, and k + n output nodes, exactly one for each non-input register. Local
registers appear as both input node and output node.
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(3) An initialization x0 ∈ Bk+nM of the non-input registers.
Each s ∈ Bm+k+nM defines a state of C.
A meaningful application clearly uses a stable initialization x0 ∈ Bk+n; this restriction, however, is
not formally required. Furthermore, observe that Definition 1 does not allow registers to be an input
and an output register at the same time. This overlap in responsibilities, however, is often used in
digital circuits. We note that we impose this restriction for purely technical reasons; our model supports
registers that are read and written — local registers — and it is possible to emulate the abovementioned
behavior.2 Hence, this formal restriction has no practical implications.
We denote by
In: Bm+k+nM → BmM, (5)
Loc: Bm+k+nM → BkM, and (6)
Out: Bm+k+nM → BnM (7)
the projections of a circuit state to its values at input, local, and output registers, respectively. In fact,
the initialization of the output registers, Out(x0), is irrelevant, because output registers are never read
(see below). We use the convention that for any state s, s = In(s) ◦ Loc(s) ◦Out(s).
2.5 Executions
Consider a circuit C in state s, and let x = In(s) ◦ Loc(s) be the state of the non-output registers.
Suppose each register R is read, i.e., makes a non-dashed state transition according to its type, state,
and corresponding state machine in Figure 3. This state transition yields a value read from, as well as
a new state for, R. We denote by
ReadC : Bm+kM → P
(
Bm+kM
)
(8)
the function mapping x to the set of possible values read from non-output registers of C depending on x.
When only simple registers are involved, the read operation is deterministic:
Observation 2. In a circuit C with only simple registers, ReadC(x) = {x}.
Proof. By Figure 3(a), the only non-dashed state transition for simple registers in state x ∈ BM has
output x.
In the presence of masking registers, x ∈ ReadC(x) can occur, but the output may partially stabilize:
Observation 3. Consider a circuit C in state s. Then for x = In(s) ◦ Loc(s)
x ∈ ReadC(x), and (9)
ReadC(x) ⊆ ResM(x). (10)
Proof. Check the non-dashed state transitions in Figure 3. For (9), observe that in all state machines, a
state transition with output b ∈ BM starts in state b. Regarding (10), observe that registers in state M
are not restricted by the claim, and registers of any type in state b ∈ B are deterministically read as
b ∈ ResM(b) = {b}.
Let G be the combinational logic DAG of C with m + k input and k + n output nodes. Suppose
o ∈ Bm+kM is read from the non-output registers. Then the combinational logic of C evaluates to fG(o),
uniquely determined by G and o. We denote all possible evaluations of C w.r.t. x by EvalC(x):
EvalC : Bm+kM → P
(
Bk+nM
)
, (11)
EvalC(x) :=
{
fG(o) | o ∈ ReadC(x)
}
. (12)
2Copy the input into local register in the first round. Then use the local register in the role where it is both read and
written in every round. If needed, copy the content of the local register to an output register in every round.
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When registers are written, we allow, but do not require, signals to stabilize. If the combinational
logic evaluates the new values for the non-input registers to x¯ ∈ Bk+nM , their new state is in ResM(x¯);
the input registers are never overwritten. We denote this by
WriteC : Bm+kM → P
(
Bk+nM
)
, (13)
WriteC(x) :=
⋃
x¯∈EvalC(x)
ResM(x¯). (14)
Observe that this is where metastability can cause inconsistencies: If a gate is read as M and this is
copied to three registers, it is possible that one stabilizes to 0, one to 1, and one remains M.
For the sake of presentation, we write ReadC(s), EvalC(s), and WriteC(s) for a circuit state s ∈
Bm+k+nM , meaning that the irrelevant part of s is ignored.
Let sr be a state of C. A successor state sr+1 of sr is any state that can be obtained from sr as
follows.
Read phase First read all registers, resulting in read values o ∈ ReadC(sr). Let ιr+1 ∈ BmM be the state
of the input registers after the state transitions leading to reading o.
Evaluation phase Then evaluate the combinational logic according to the result of the read phase to
x¯r+1 = f
G(o) ∈ EvalC(sr).
Write phase Pick a partial resolution xr+1 ∈ ResM(x¯r+1) ⊆WriteC(sr) of the result of the evaluation
phase. The successor state is sr+1 = ιr+1 ◦ xr+1.
In each clock cycle, our model determines some successor state of the current state of the circuit; we
refer to this as round.
Note that due to worst-case propagation of metastability, the evaluation phase is deterministic,
while read and write phase are not: Non-determinism in the read phase is required to model the non-
deterministic read behavior of masking registers, and non-determinism in the write phase allows copies
of metastable bits to stabilize inconsistently. In a physical circuit, metastability may resolve within the
combinational logic; we do not model this as a non-deterministic evaluation phase, however, as it is
equivalent to postpone possible stabilization to the write phase.
Let C be a circuit in state s0. For r ∈ N0, an r-round execution (w.r.t. s0) of C is a sequence of
successor states s0, s1, . . . , sr. We denote by S
C
r (s0) the set of possible states resulting from r-round
executions w.r.t. s0 of C:
SC0 (s0) := {s0}, and (15)
SCr (s0) :=
{
sr | sr successor state of some s ∈ SCr−1(s0)
}
. (16)
An initial state of C w.r.t. input ι ∈ BmM is s0 = ι ◦x0. We use Cr : BmM → P(BnM) as a function mapping
an input to all possible outputs resulting from r-round executions of C:
Cr(ι) :=
{
Out(sr) | sr ∈ SCr (ι ◦ x0)
}
. (17)
We say that r rounds of C implement f : BmM → P(BnM) if and only if Cr(ι) ⊆ f(ι) for all ι ∈ BmM, i.e.,
if all r-round executions of C result in an output permitted by f . If there is some r ∈ N, such that r
rounds of C implement f , we say that C implements f .
Observe that our model behaves exactly like a traditional, deterministic, binary circuit model if
s0 ∈ Bm+k+n.
2.6 Example
We use this section to present an example of our model. Figure 5 specifies a circuit and its states, as
well as the results of the read, evaluation, and write phases. The input registers are I1 and I2, the only
local register is L1, and the only output register is O1. Regarding register types, the input register I1 is
a mask-0 register and all other registers are simple registers.
The initialization is x0 = 11, the input is ι = MM, and the initial state hence is s0 = ι◦x0 = MM11,
which is indicated in the upper left entry in Figure 5(b). In the read phase, all non-output registers are
read. Since I2 and L1 are simple registers, their read deterministically evaluates to M and 1, respectively,
by the state machine in Figure 3(a). The mask-0 register I1 in state M may either be read as 0 and
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I1
I2
L1
L1
O1
(a) Circuit
r
state sr read o eval x¯r+1 write xr+1
I1 I2 L1 O1 I1 I2 L1 L1 O1 L1 O1
0 M M 1 1 0 M 1 M M 1 M
1 M M 1 M M M 1 M M M M
2 1 M M M 1 M M 1 M 1 0
3 1 M 1 0 1 M 1 1 1 1 1
4 1 M 1 1
(b) States, reads, evaluations, and writes
Figure 5: Example execution in a circuit (a). The node states as well as the results of the read, evaluation,
and write phases are listed in the table (b). Register I1 is a mask-0 register, all others are simple registers. The
initialization is 11, the input is MM, and hence s0 = MM11.
b
a
s
o
(a) CMUX1
b
a o
s
(b) CMUX2
b
a
s
o
(c) CCMUX1
b
a
∆
s (mask-1)
o
(d) CCMUX2
Figure 6: MUX implementations. Figures (a) and (b) depict the gate-level circuit and the transmission gate
implementation of a standard MUX. The circuits in Figures (c) and (d) mask a metastable select bit s in the
case of a = b employing additional gates (c) and a masking register (d), respectively.
remain in state M, or be read as M and transition to state 1, compare Figure 3(b); in this case it does
the former. So far, we fixed the outcome of the read phase, 0M1, and the follow-up state of the input
registers, MM; the other registers are overwritten at the end of the write phase. The evaluation is
uniquely determined, a read phase resulting in o evaluates to fG(o), here, fG(0M1) = MM. We are left
with only one more step in this round: The non-input registers are overwritten with some value in the
resolution of the evaluation phase’s result, in our case with 1M ∈ ResM(MM). Together we obtain the
successor state s1 = MM1M.
In the next round, I1 uses the other state transition, i.e., is read as M, and hence has state 1 in the
next round. Hence its state remains fixed in all successive rounds by the state machine in Figure 3(b).
The other reads are deterministic, so we obtain o = MM1 as the result of the read phase and successor
states 1M for I1 and I2. The evaluation is f
G(o) = fG(MM1) = MM the state of L1 and O1 is
overwritten with some value from ResM(MM), here by MM.
By round r = 2, the result of the read phase is deterministic because the only masking register
stabilized, we read o = 1MM, and evaluate to 1M. The remaining non-determinism is whether to write
1M or some stabilization thereof. We examine the case that 10 is written.
Rounds r ≥ 3 now are entirely deterministic. The only possible read is 1M1, which evaluates to
fG(1M1) = 11, fixing the result of the write phase to 11. Further rounds are identical, the only
metastable register, I2, remains metastable but has no impact on the evaluation phase as the Or gate
always receives input 1 from I2 and hence masks the metastable input.
3 Case Study: Metastability-Containing Multiplexer
In this section, we demonstrate the model proposed in Section 2 by developing a CMUX. Despite
its simplicity, it demonstrates our concept, and is a crucial part of the more complex metastability-
containing components required for the clock synchronization circuit outlined in Section 8.1 [9, 14, 23].
From a broader perspective, this section shows that our model, especially the worst-case propagation of
metastability, is not “too pessimistic” to permit positive results. We show in Section 5 that it is not
“too optimistic,” either.
Prior to discussing improved variants, let us examine a standard MUX. A (k-bit) Multiplexer (MUX)
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metastability
b = 1
a = 1
1
M
M
1
M
M
s = M
o = M
(a) CMUX1
b = 1
a = 1
s = M
1
M
M
1
M
M
1
1 1
o = 1
(b) CCMUX1
Figure 7: MUX behavior for a = b = 1, in which case the output should be 1, regardless of the select bit s.
For s = M, however, the standard MUX (a) can become metastable, but the CMUX (b) outputs 1.
is a circuit C with 2k + 1 inputs, such that C implements
fMUX : B
k
M ×BkM ×BM → BkM (18)
fMUX(a, b, s) =

ResM(a) if s = 0,
ResM(b) if s = 1, and
BM if s = M,
(19)
where we use k = 1 for the sake of presentation. In the case of a stable select bit s, it determines whether
to output (some stabilization of) a or b. If s is metastable, an arbitrary output may be produced.
Figures 6(a) and 6(b) show typical implementations in terms of combinational logic and transmission
gates, respectively.
A desirable property of a MUX is that if a = b, the output is a, regardless of s. Being uncertain
whether to select a or b should be insubstantial in this case. If, however, s = M and a = b = 1, a
standard implementation like CMUX1, compare Figure 7(a), yields
(¬s ∧ a) ∨ (s ∧ b) = (¬M ∧ 1) ∨ (M ∧ 1) = M ∨M = M. (20)
Hence, we ask for an improved circuit that implements
fCMUX : B
k
M ×BkM ×BM → BkM (21)
fCMUX(a, b, s) =

ResM(a) if s = 0 or a = b,
ResM(b) if s = 1, and
BM if a 6= b ∧ s = M.
(22)
We call such a circuit (k-bit) Metastability-Containing Multiplexer (CMUX). Circuit CCMUX1 in Fig-
ure 6(c) implements (22): The problematic case of s = M and a = b = 1 is handled by the third And-gate
which becomes 1, providing the Or-gate with a stable 1 as input, see Figure 7(b).
Lemma 4. CCMUX11 ⊆ fCMUX from Equation (22).
Proof. CCMUX1 has no internal registers and its combinational logic DAG implements
o = (¬s ∧ a) ∨ (s ∧ b) ∨ (a ∧ b). (23)
It is easy to check that for s 6= M, (23) implements the first two cases of (22). If s = M, and a 6= b or
a = b = M, CCMUX1 may output anything, so consider s = M and distinguish two cases: (1) If a = b = 0,
all clauses in (23) are 0, hence o = 0, and (2) if a = b = 1, a ∧ b = 1 and o = 1, regardless of the other
clauses.
The price for this improvement is an additional And-gate and a ternary Or-gate, which can be costly
if a and b are of large bit width. We reduce the gate number using a masking register to implement (22)
in two steps. First, we show how to implement (22) using two rounds in our model, and then derive
from it an efficient unclocked physical implementation with fewer gates (this unclocked implementation
is not covered by our model, see below). Algorithm 1 specifies the clocked circuit by assignments of logic
expressions to registers. The trick is to sequentially read s from a mask-1 register, ensuring that at most
one copy of s can be metastable, compare Figure 3(c). This guarantees that in the case of s = M and
a = b = 1, one of the And-clauses is stable 1.
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Algorithm 1 Metastability-Containing Multiplexer.
input: a and b (simple), s (mask-1)
local: s′ (simple)
output: o (simple)
each round:
s′ ← s
o← (¬s ∧ a) ∨ (s′ ∧ b)
end
Lemma 5. Two rounds of Algorithm 1 implement (22).
Proof. If s 6= M, we have s = s′ after round 1 and the first two cases of (22) are easily verified. In case
s = M, and a 6= b or a = b = M, the output is not restricted. Hence, consider s = M and a = b. If
s = M and a = b = 0, o = (¬s ∧ 0) ∨ (s′ ∧ 0) = 0. If s = M and a = b = 1, the read and write phases
of round 1 have two possible outcomes (compare Figure 3(c)): (1) s is read as M, so its copy in s′ may
become metastable, but s is guaranteed to be read as 0 in round 2 because s is a mask-1 register. Then
we have o = (¬0∧1)∨ (s′∧1) = 1∨ s′ = 1. (2) s′ = 1 due to s masking state M, in which case we obtain
o = (¬s ∧ 1) ∨ (1 ∧ 1) = ¬s ∨ 1 = 1.
One may argue that a direct realization of Algorithm 1 in hardware as a clocked state machine may
be too large for practical applications. In fact, however, the algorithm has an optimized unclocked
realization, that cannot directly be expressed in our synchronous circuit model: The serialization of
assignments in Algorithm 1 ensured by the two clock cycles can also be enforced by local delay constraints
instead of clock cycles, see Figure 6(d). With a propagation delay from s to the And-gate with non-
negated s input being larger than the gate delay from s to the And-gate with negated input ¬s, the
circuit exhibits the specified behavior. Note that this yields an efficient transformation of a MUX into
a CMUX: Take a standard MUX, read the select bit from a masking register, and add the delay line.
Observe that this construction scales well with increasing bit widths of a and b, since only the select bit
needs to be stored in a masking register.
4 Basic Properties
We establish basic properties regarding computability in the model from Section 2. Regarding the
implementability of functions by circuits, we focus on two resources: the number r ∈ N of rounds
and the register types available to it. In order to capture this, let FunrS be the class of functions
implementable with r rounds of circuits comprising only simple registers. Analogously, FunrM denotes
the class of functions implementable with r rounds that may use masking and simple registers.
First consider the combinational logic. Provided with a partially metastable input x, some gates —
those where the collective metastable input ports have an impact on the output — evaluate to M. So
when stabilizing x bit by bit, no new metastability is introduced at the gates. Furthermore, once a gate
stabilized, its output is fixed; stabilizing the input leads to stabilizing the output.
Lemma 6. Let G be a combinational logic DAG with m input nodes. Then for all x ∈ BmM,
x′ ∈ ResM(x)⇒ fG(x′) ∈ ResM
(
fG(x)
)
. (24)
Proof. We show the statement by induction on |V |. For the sake of the proof we extend fG to all nodes
of G = (V,A), i.e., write fG(x)v for the evaluation of v ∈ V w.r.t. input x, regardless of whether v is
an output node. The claim is trivial for |V | = 0. Hence, suppose the claim holds for DAGs with up to
i ∈ N0 vertices, and consider a DAG G = (V,A) with |V | = i + 1. As G is non-empty, it contains a
sink v ∈ V . Removing v allows applying the induction hypothesis to the remaining graph, proving that
fG(x′)w ∈ ResM(fG(x)w) for all nodes w 6= v.
Concerning v, the claim is immediate if v is a source, because f(x)v = xv if v is an input node and
f(x)v = b for a constant b ∈ BM if v is a gate of indegree 0. If v is an output node, it evaluates to the
same value as the unique node w with (w, v) ∈ A, which behaves as claimed by the induction hypothesis.
Otherwise v is a gate of non-zero indegree; consider the nodes w ∈ V with (w, v) ∈ A. For input x, v is
fed with the input string x¯ ∈ BkvM , whose components are given by fG(x)w; define x¯′ analogously w.r.t.
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input x′. Note that x¯′ ∈ ResM(x¯), since we already established that fG(x′)w ∈ ResM(fG(x))w for all
w 6= v. If fv(x¯) = M, the claim holds because ResM(M) = BM. On the other hand, for the case that
fv(x¯) = b 6= M, our gate definition entails that fv(x¯′) = b, because x¯′ ∈ ResM(x¯).
Stabilizing the input of the combinational logic stabilizes its output. The same holds for the evaluation
phase: If one result of the read phase is x and another is x′ ∈ ResM(x), the combinational logic stabilizes
its output to fG(x′) ∈ ResM(fG(x)). Recall Observations 2 and 3: In state x, simple registers are
deterministically read as x, and masking registers as some x′ ∈ ResM(x). Hence, the use of masking
registers might partially stabilize the input to the combinational logic and, by Lemma 6, its output. The
same stabilization, however, can also occur in the write phase. This implies that WriteC is not influenced
by the register types.
Lemma 7. Consider a circuit C in state s. Let CS be a copy of C that only uses simple registers, and
x = In(s) ◦ Loc(s) the projection of s to the non-output registers. Then
WriteC(s) = WriteCS (s) = ResM
(
fG(x)
)
. (25)
Proof. In CS , we have Read
CS (s) = {x} by Observation 2. So EvalCS (s) = {fG(x)}, and WriteCS (s) =
ResM(f
G(x)) by definition.
In C, x ∈ ReadC(s) by Observation 3, so ResM(fG(x)) ⊆WriteC(s). All other reads x′ ∈ ReadC(s)
have x′ ∈ ResM(x) by Observation 3, and fG(x′) ∈ ResM(fG(x)) by Lemma 6. It follows that
WriteC(s) = ResM(f
G(x)).
Carefully note that the write phase only affects non-input registers; input registers are never written.
Hence, Lemma 7 does not generalize to multiple rounds: State transitions of input registers in the read
phase affect future read phases.
In 1-round executions, however, masking and simple registers are equally powerful, because their state
transitions only affect rounds r ≥ 2 (we show in Section 6.2 that these state changes lead to differences
for r ≥ 2 rounds).
Corollary 8. Fun1S = Fun
1
M .
In contrast, simple and masking registers used as non-input registers behave identically, regardless of
the number of rounds: A circuit C in state sr overwrites them regardless of their state. Since Write
C(sr)
is oblivious to register types by Lemma 7, so is Loc(sr+1) ◦Out(sr+1) for a successor state sr+1 of sr.
Corollary 9. Simple and masking registers are interchangeable when used as non-input registers.
Consider a circuit C in state s, and suppose x ∈ ReadC(s) is read. Since the evaluation phase is
deterministic, the evaluation y = fG(x) ∈ EvalC(s) is uniquely determined by x and C. Recall that we
may resolve metastability to ResM(y) ⊆ WriteC(s) in the write phase: The state of an output register
R becomes 0 if yR = 0, 1 if yR = 1, and some b ∈ BM if yR = M. Consequently, output registers resolve
independently:
Corollary 10. For any circuit C, C1 = g0 × · · · × gn−1, where gi : BmM → {{0}, {1},BM}.
Proof. Let s = ι ◦ x0 be the initial state of C w.r.t. input ι, and x = In(s) ◦ Loc(s). By Lemma 7,
WriteC(s) = ResM(f
G(x)), i.e., C1(ι) = {Out(s′) | s′ ∈ ResM(fG(x))}. By definition, ResM(fG(x)) =∏
i∈[n] ResM(f
G(x))i. Hence, the claim follows with gi(ι) := ResM(f
G(x))i for all ι ∈ BmM and i ∈ [n].
We show in Section 7 that Corollary 10 generalizes to multiple rounds of circuits with only simple
registers. This is, however, not the case in the presence of masking registers, as demonstrated in Section 6.
Lemmas 6 and 7 apply to the input of circuits: Partially stabilizing an input partially stabilizes the
possible inputs of the combinational logic, and hence its evaluation and the circuit’s output after one
round.
Observation 11. For a circuit C and input ι ∈ BmM,
ι′ ∈ ResM(ι)⇒ C1(ι′) ⊆ C1(ι). (26)
Proof. Let x0 be the initialization of C, s = ι◦x0 its initial state w.r.t. input ι, and x = In(s)◦Loc(s) the
state of the non-output registers; define s′ and x′ equivalently w.r.t. input ι′ ∈ ResM(ι). Using Lemmas 6
and 7, and that ResM(x
′) ⊆ ResM(x) for x′ ∈ ResM(x), we obtain that WriteC(s′) = ResM(fG(x′)) ⊆
ResM(f
G(x)) = WriteC(s).
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Finally, note that adding rounds of computation cannot decrease computational power; a circuit
determining x in r rounds can be transformed into one using r+ 1 rounds by buffering x for one round.
Furthermore, allowing masking registers does not decrease computational power.
Observation 12. For all r ∈ N0 we have
FunrS ⊆ Funr+1S , (27)
FunrM ⊆ Funr+1M , and (28)
FunrS ⊆ FunrM . (29)
5 Reality Check
Section 3 demonstrates that our model permits the design of metastability-containing circuits. Given
the elusive nature of metastability and Marino’s impossibility result [25], non-trivial positive results of
this kind are surprising, and raise the question whether the proposed model is “too optimistic” to derive
meaningful statements about the physical world. Put frankly, a reality check is in order!
In particular, Marino established that no digital circuit can reliably (1) avoid, (2) resolve, or (3) de-
tect metastability [25]. It is imperative that these impossibility results are maintained by any model
comprising metastability. We show in Theorem 16 and Corollaries 17–18 that (1)–(3) are impossible in
the model proposed in Section 2 as well. We stress that this is about putting the model to the test rather
than reproducing a known result.
We first verify that avoiding metastability is impossible in non-trivial circuits. Consider a circuit C
that produces different outputs for inputs ι 6= ι′. The idea is to observe how the output of C behaves while
transforming ι to ι′ bit by bit, always involving intermediate metastability, i.e., switching the differing
bits from 0 to M to 1 or vice versa. This can be seen as a discrete version of Marino’s argument for signals
that map continuous time to continuous voltage [25]. Furthermore, the bit-wise transformation of ι to ι′,
enforcing a change in the output in between, has parallels to the classical impossibility of consensus proof
of Fischer et al. [12]; our techniques, however, are quite different. The following definition formalizes the
step-wise manipulation of bits.
Definition 13 (Pivotal Sequence). Let k ∈ N0 and ` ∈ N be integers, and x, x′ ∈ BkM. Then(
x(i)
)
i∈[`+1]
, x(i) ∈ BkM, (30)
is a pivotal sequence (from x to x′ over BkM) if and only if it satisfies
(1) x(0) = x and x(`) = x′,
(2) for all i ∈ [`], x(i) and x(i+1) differ in exactly one bit, and
(3) this bit is metastable in either x(i) or x(i+1).
For i ∈ [`], we call the differing bit the pivot from i to i+ 1 and Pi its corresponding pivotal register.
Carefully note that we do not use pivotal sequences as temporal sequences of successor states;
(x(i))i∈[5] and (y(i))i∈[7] in Figure 8 do not describe successive computations, they all refer to single-
round executions and the respective results. The bit-wise manipulation does not happen over time,
instead, we aim at examining closely related circuit states.
We begin with Lemma 14 which applies to a single round of computation. It states that feeding a
circuit C with a pivotal sequence x of states results in a pivotal sequence of possible successor states y.
Hence, if C is guaranteed to output different results for x(0) and x(`), some intermediate element of y
must contain a metastable output bit, i.e., there is an execution in which an output register of C becomes
metastable. We argue about successor states rather than just the output because we inductively apply
Lemma 14 in Corollary 15. A sample circuit with pivotal sequences is depicted in Figure 8.
Let x be a pivotal sequence of non-output register states, i.e., over Bm+nM , and suppose a pivotal
register changes from stable to M from x(i) to x(i+1). By Observation 3, we may construct executions with
x(i) ∈ ReadC(x(i)) and x(i+1) ∈ ReadC(x(i+1)). The key insight is that due to x(i) ∈ ResM(x(i+1)), we
have fG(x(i)) ∈ ResM(fG(x(i+1))) by Lemma 6. Hence, WriteC(x(i)) ⊆WriteC(x(i+1)) as WriteC(x(i)) =
ResM(f
G(x(i)) and WriteC(x(i+1)) = ResM(f
G(x(i+1)) by Lemma 7. This destabilizes the bits that are
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I1
I2
L1
L1
O1
(a) Circuit
x(i) fG(x(i)) y(j)
I1 I2 L1 L1 O1 I1 I2 L1 O1
x(0) 0 0 0 0 0 0 0 0 0 y(0)
x(1) 0 0 M 0 0 0 0 0 0
x(2) 0 0 1 0 0 0 0 0 0
x(3) 0 M 1 M M 0 M 0 0 y(1)
0 M 1 M M 0 M M 0 y(2)
0 M 1 M M 0 M M M y(3)
0 M 1 M M 0 M 1 M y(4)
0 M 1 M M 0 M 1 1 y(5)
x(4) 0 1 1 1 1 0 1 1 1 y(6)
(b) Pivotal sequences of register states
Figure 8: A circuit with input (I1 and I2), local (L1), and output (O1) registers (a), and a pivotal sequence of
non-output register states x(0), . . . , x(4) with the resulting pivotal sequence of successor states y(0), . . . , y(6) (b).
Each change in x is reflected in a re-evaluation of the combinational logic fG(x(i)), which may affect several
registers of the successor state. In order to be pivotal, the output sequence y accounts for the changes bit by bit.
affected by the destabilized input bit in the successor states; we leave all other bits unchanged. Leveraging
this, we obtain a pivotal sequence of successor states, changing the affected output bits from stable to
M one by one, each result of a one-round execution of C. A reversed version of this argument applies
when a non-output register changes from M to stable.
Lemma 14. Let C be a circuit, and(
x(i)
)
i∈[`+1]
, x(i) ∈ Bm+k+nM , (31)
a pivotal sequence of states of C. Then there is a pivotal sequence(
y(j)
)
j∈[`′+1]
, y(j) ∈ Bm+k+nM , (32)
where each y(j) is a successor state of some x(i), satisfying that y(0) and y(`
′) are successor states of x(0)
and x(`), respectively.
Proof. See Figure 8 for an illustration of our arguments. Starting from x(0), we inductively proceed
to x(`), extending the sequence y by a suitable subsequence for each step from x(i) to x(i+1), i ∈ [`]. We
maintain the invariant that the state y(j) corresponding to x(i) fulfills
Loc
(
y(j)
)
◦Out
(
y(j)
)
= fG
(
In
(
x(i)
)
◦ Loc
(
x(i)
))
. (33)
Let ι = In(x(0)) be the state of the input registers. By Lemma 7, fG(ι ◦ Loc(x(0))) ∈ WriteC(x(0)).
Define y(0) = ι′ ◦ fG(ι ◦ Loc(x(0)) ∈ SC1 (x(0)), where ι′ is the uniquely determined state of the input
registers after reading ι. By construction, x(0) and y(0) fulfill the invariant.
We perform the step from x(i) to x(i+1), i ∈ [`]. Let Pi be the pivotal register from x(i) to x(i+1); if
Pi is an output register, y does not change, so assume that Pi is an input or local register. From the
previous step (or the definition of y(0)) we have an execution resulting in state y(j) for some index j,
such that x(i) is the result of the read phase. For the next step, we keep the result of the read phase for
all registers except Pi fixed. Regarding all registers that do not depend on Pi, i.e., may attain the same
states regardless of what is read from Pi, we rule that they attain the same states as in y
(j), the state
associated with x(i).
Suppose first that x
(i)
Pi
= b 6= M and x(i+1)Pi = M (e.g. the step from x(2) to x(3) in Figure 8).
Consider the set of non-input registers R that depend on Pi, i.e., R := {R | fG(x(i))R 6= fG(x(i+1))R}
(R = {L1, O1} in our example). Since x(i) ∈ ResM(x(i+1)), by Lemma 6 fG(x(i)) ∈ ResM(fG(x(i+1))).
Hence, fG(x(i+1))R = M 6= fG(x(i))R for all R ∈ R.
If Pi is an input register, we first extend y by one item that only changes yPi to M, increase j by one
if that is the case (e.g. the step from y(0) to y(1) in Figure 8). Then we extend y by y(j+1), . . . , y(j+|R|)
such that in each step, for one R ∈ R, we change yR from bR 6= M to M; this is feasible by Corollary 10,
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as the product structure of C1 implies that we can flip any written bit without affecting the others (e.g.
steps y(2) and y(3) in our example). By construction, in state y(j+|R|) the state of the non-input registers
is fG(ι ◦ x(i+1)), i.e., our invariant is satisfied.
To cover the case that x
(i)
Pi
= M and x
(i+1)
Pi
= b 6= M, observe that we can apply the same reasoning
by reversing the order of the constructed attached subsequence. As y is pivotal by construction, this
completes the proof.
Given a pivotal sequence of inputs, there are executions producing a pivotal sequence of attainable
successor states. Using these states for another round, Lemma 14 can be applied inductively.
Corollary 15. Let C be a circuit, x0 its initialization, and(
ι(i)
)
i∈[`+1]
, ι(i) ∈ BmM, (34)
be a pivotal sequence of inputs of C. Then there is a pivotal sequence of states(
y(j)
)
j∈[`′+1]
, y(j) ∈ Bm+k+nM , (35)
that C can attain after r ∈ N rounds satisfying y(0) ∈ SCr (ι(0) ◦ x0) and y(`
′) ∈ SCr (ι(`) ◦ x0).
Proof. Inductive application of Lemma 14 to C and states
(
ι(i) ◦ x0
)
i∈[`+1].
We wrap up our results in a compact theorem. It states that a circuit which has to output different
results for different inputs can produce metastable outputs.
Theorem 16. Let C be a circuit with Cr(ι) ∩ Cr(ι′) = ∅ for some ι, ι′ ∈ BmM. Then C has an r-round
execution in which an output register becomes metastable.
Proof. Apply Corollary 15 to a pivotal sequence from ι to ι′ and C, yielding a pivotal sequence y of
states that C can attain after r-round executions. Since Cr(ι) 3 Out(y(0)) 6= Out(y(`′)) ∈ Cr(ι′), some
Out(y(j)) contains a metastable bit.
Marino proved that no digital circuit, synchronous or not, can reliably (1) compute a non-constant
function and guarantee non-metastable output, (2) detect whether a register is metastable, or (3) resolve
metastability of the input while faithfully propagating stable input [25]. Theorem 16 captures (1), and
Corollaries 17 and 18 settle (2) and (3), respectively. The key is to observe that a circuit detecting or
resolving metastability is non-constant, and hence, by Theorem 16, can become metastable — defeating
the purpose of detecting or resolving metastability in the first place.
Corollary 17. There exists no circuit that implements f : BM → P(BM) with
f(x) =
{
{1} if x = M, and
{0} otherwise. (36)
Proof. Assume such a circuit C exists and implements f in r rounds. Cr(0) ∩ Cr(M) = ∅, so applying
Theorem 16 to ι = 0 and ι′ = M yields that C has an r-round execution with metastable output,
contradicting the assumption.
Corollary 18. There exists no circuit that implements f : BM → P(BM) with
f(x) =
{
{0, 1} if x = M, and
{x} otherwise. (37)
Proof. As in Corollary 17 with ι = 0 and ι′ = 1.
In summary, our circuit model (Section 2) is consistent with physical models of metastability, yet
admits the computation of non-trivial functions (Section 3) that are crucial in constructing complex
metastability-containing circuits [9, 14, 23]. This gives rise to further questions: (1) Is there a funda-
mental difference between simple and masking registers? (2) Which functions can be implemented? We
study these questions in Sections 6 and 7, respectively.
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Figure 9: Unrolling three rounds of the circuit in Figure 4 with three gates (gray), and four registers (white).
Local registers become fan-out buffers, and early output is ignored.
6 Computational Hierarchy
In this section, we determine the impact of the number of rounds r ∈ N and the available register types
on the computational power of a circuit. Recall that FunrS denotes the functions implementable using r
rounds and simple registers only, and FunrM those implementable using r rounds and arbitrary registers.
The main results are the following.
(1) Even in the presence of metastability, circuits restricted to simple registers can be unrolled (Sec-
tion 6.1): FunrS = Fun
r+1
S .
(2) With masking registers, however, more functions become implementable with each additional round
(Section 6.2): FunrM ( Fun
r+1
M .
Together with Corollary 8, we obtain the following hierarchy:
· · · = Fun2S = Fun1S = Fun1M ( Fun2M ( · · · . (38)
We believe this to make a strong case for further pursuing masking registers in research regarding
metastability-containing circuits.
6.1 Simple Registers
It is folklore that binary-valued synchronous circuits can be unrolled such that the output after r ∈ N
clock cycles of the original circuit is equal to the output after a single clock cycle of the unrolled circuit.
Theorem 19 states that this result also holds in presence of potentially metastable simple registers. Note
that — defying intuition — masking registers do not permit this, see Theorem 21.
Theorem 19. Given a circuit C with only simple registers such that r ∈ N rounds of C implement f ,
one can construct a circuit C ′ such that one round of C ′ implements f .
Proof. We construct a circuit C ′ with C ′1(ι) = C2(ι); the claim for r > 2 then follows by induction.
Given C, we construct C ′ as follows, compare Figure 9. Let G be the combinational logic DAG
of C, make two copies G1 = (V1, A1) and G2 = (V2, A2) of G, and let G
′ = (V1 ∪ V2, A1 ∪ A2) be
the combinational logic DAG of C ′, up to the following modifications. Every input register I of C
corresponds to input nodes vI1 ∈ V1 and vI2 ∈ V2. Contract {vI1 , vI2} to a single input node in G′ (compare
I1 in Figure 9), and associate it with a new input register in C
′; repeat this for all input registers. In
order to ignore “early” output, replace each output node in G1 corresponding to an output register in C
with a gate that has one input and whose output is ignored (like the first two copies of O1 in Figure 9).
The remaining input and output nodes are associated with local registers. Each local register L of C
corresponds to exactly one output node vL1 ∈ V1 and one input node vL2 ∈ V2. Contract {vL1 , vL2 } to a
fan-out buffer gate that simply forwards its input in G′ (the center copies of L1 and L2 in Figure 9).
Associate the k remaining input nodes of G1 and output nodes of G2 with local registers. Observe that
G′ has n input, m output, and k local registers. Define the initial state of C ′ as that of C.
To check that one round of C ′ is equivalent to two rounds of C, let ι ∈ BmM be an input, s0 the
initial state of both C and C ′ w.r.t. input ι, and x0 = In(s0) ◦ Loc(s0). First recall that by definition
(Figure 3(a)), simple registers never change their state when read. Hence by construction of G′, we have
EvalC
′
(s0) = {fG′(x0)} = {fG(ι ◦ Loc(fG(x0)))}.
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Figure 10: Simulating a masking register with a selector.
In C, we have WriteC(s0) = ResM(f
G(x0)) by Lemma 7. Thus, in the second round of C, for
any s1 ∈ SC1 we have that ReadC(s1) = {ι ◦ Loc(s1)} ⊆ ResM(ι ◦ Loc(fG(x0))), and by Lemma 6
EvalC(s1) ⊆ ResM(fG(ι ◦ Loc(fG(x0)))). This means that the second evaluation phase of C yields a
stabilization of the first evaluation phase of C ′, i.e., SC2 ⊆ SC
′
1 , because the write phase allows for
arbitrary stabilization.
On the other hand, the unstabilized ι ◦ Loc(fG(x0)) ∈ EvalC(s1), so SC′1 ⊆ SC2 . Together, we have
SC2 = S
C′
1 and C
′
1(ι) = C2(ι) follows.
Naturally, the unrolled circuit can be significantly larger than the original one. However, the point
is that adding rounds does not affect the computational power of circuits with simple registers only.
Corollary 20. For all r ∈ N, FunrS = Fun1S =: FunS.
6.2 Arbitrary Registers
For simple registers, additional rounds make no difference in terms of computability — the corresponding
hierarchy collapses into FunS . In the following, we demonstrate that this is not the case in the presence of
masking registers: FunrM ( Fun
r+1
M for all r ∈ N. We demonstrate this using a metastability-containing
fan-out buffer specified by Equation (39). It creates r copies of its input bit, at most one of which is
permitted to become metastable:
f(x) =
{
{xr} if x 6= M,⋃
i∈[r] ResM(0
iM1r−i−1) otherwise.
(39)
Theorem 21. FunrM ( Fun
r+1
M for all r ∈ N.
Proof. Fix 2 ≤ r ∈ N and consider f from (39). We first show f ∈ FunrM , and then that f /∈ Funr−1M .
f is implemented by r rounds of the circuit C which uses a mask-0 input register Rr−1 and a chain
of local registers Rr−2, . . . , R0. In each round, the value read from register Ri+1, i ∈ [r − 1], is copied
to Ri, and output register Oi, i ∈ [r], gets the value read from Ri. Observe that the specification of a
mask-0 register is such that, given an initial state, r reads (and possibly stabilization in the write phase)
may return exactly the sequences specified in (39). Since C faithfully copies these values, it follows that
f = Cr ∈ FunrM .
We claim that for r ≥ 2, f /∈ Funr−1M . Assume for contradiction that there is a circuit C such that
Cr−1 ⊆ f . We derive a contradiction by simulating the behavior of C in a circuit C ′ with r − 1 simple
input registers, which may initially hold any possible sequence of values read from the input register of
C in r − 1 rounds.
To specify this circuit, we first observe that the following subcircuits are straightforward to implement:
r-round counters take no input and have r outputs, such that the i-th output is 1 in round 1 ≤ i ≤ r
and 0 else. This is implemented by a linear chain of local registers Ri, i ∈ [r] (i.e., Ri is copied to
Ri+1 for i ∈ [r− 1]), where R0 is initialized to 1 and all others to 0, output Oi+1, i ∈ [r], is fed the
Xor of Ri and Ri+1, and Rr−1 is copied to Or.
r-round selectors take r inputs xi, i ∈ [r], and have one output O, such that the state of O in round
1 ≤ i ≤ r is in ResM(xi−1) (i.e., holds a copy of xi−1). This is achieved by using an r-round counter
and feeding the And of xi and ci (the i-th counter output) into an r-ary Or-gate whose output is
written into O.
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By Corollary 9, we may assume w.l.o.g. that all non-input registers of C are simple. If the input
register is also simple, Mr ∈ Cr−1(M) /∈ f(M) by Theorem 19 and Lemma 7.
Consider the case that the input register is a mask-0 register and compare Figure 10. Define C ′ as
a copy of C, except that r − 1 simple input registers serve as input to an (r − 1)-round selector. This
compound represents the only input register R of C: Every gate or output node driven by R in C is
instead wired to the selector’s output in C ′.
A surjective mapping of executions of C ′ with inputs restricted to {0iM1r−i−1 | i ∈ [r − 1]}, i.e., all
possible reads from R in state M, to executions of C is defined as follows. We interpret the selector’s
output in round r as the value read from R in round r and “copy” the remaining execution of C ′ (without
inputs and the selector) to obtain a complete execution of C. Due to our restriction on the inputs, the
result always is a feasible execution of C with input M.
By Theorem 19, we may w.l.o.g. assume that a single round of C ′ implements f . Consider the
sequence of C ′-inputs from 0r−1 to 1r−1 in which we flip the bits one by one from right to left, from 0
to 1. By the pigeon hole principle, there must be some 1 ≤ r¯ ≤ r−1 so that two output bits of C ′ change
compared to r¯−1. Since, when fixing the other input bits, two outputs ` 6= `′ depend on the r¯-th input bit
and C ′ only uses simple registers, we have by Lemma 7 that MM ∈WriteC′(0r−1−r¯M1r¯−1)`,`′ . Hence, `
and `′ can become metastable in the same execution of C ′. We map this execution to an execution of C,
in which the corresponding output registers attain the same state (i.e., two of them are M) after r − 1
rounds. This covers the case that the input register is a mask-0 register; a mask-1 register is handled
analogously.
We arrive at the contradiction that Cr−1 6⊆ f , implying that f /∈ Funr−1M . Overall, Funr−1M 6= FunrM .
As r ≥ 2 was arbitrary and, by Observation 12, Funr−1M ⊆ FunrM , this concludes the proof.
7 The Power of Simple Registers
The design of metastability-containing circuits requires a quick and easy check which metastability-
containing components are implementable, and which are not. In this section, we present such a test for
circuits without masking registers.
First, we present sufficient and necessary conditions for a function to be implementable with simple
registers only (Section 7.1). Using this classification, we demonstrate how to take an arbitrary Boolean
function f : Bm → Bn and extend it to the most restrictive specification [f ]M : BmM → P(BnM), the
metastable closure of f , that is implementable. This is an easy process — one simply applies Definition 24
to f (Section 7.2).
The way to make use of this is to start with a function f required as component, “lift” it to [f ]M,
and check whether [f ]M is restrictive enough for the application at hand. If it is, one can work on an
efficient implementation of [f ]M, otherwise a new strategy, possibly involving masking registers, must be
devised; in either case, no time is wasted searching for a circuit that does not exist. Sections 7.2.1–7.2.2
summarize our findings.
Since we discuss functions implementable with simple registers only, recall that the corresponding
circuits can be unrolled by Theorem 19, i.e., it suffices to understand C1, a single round of a (possibly
unrolled) circuit.
7.1 Natural Subfunctions
From Corollary 10 and Observation 11, we know that C1, the set of possible circuit outputs after a single
round, has three properties: (1) its output can be specified bit-wise, (2) each output bit is either 0, 1,
or completely unspecified, and (3) stabilizing a partially metastable input restricts the set of possible
outputs. Hence C1 — and by Corollary 20 all circuits using only simple registers — can be represented
in terms of bit-wise Karnaugh-Veitch (KV) diagrams with values “0, 1,BM” instead of “0, 1, D” (D for
“don’t care”). We call such functions natural and show below that f ∈ FunS if and only if f has a
natural subfunction.
Definition 22 (Natural and Subfunctions). The function f : BmM → P(BnM) is natural if and only if it
is bit-wise, closed, and specific:
Bit-wise The components f1, . . . , fn of f are independent:
f(x) = f1(x)× · · · × fn(x). (40)
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Closed Each component of f is specified as either 0, as 1, or completely unspecified:
∀x ∈ BmM : f(x) ∈ {{0}, {1},BM}n. (41)
Specific When stabilizing a partially metastable input, the output of f remains at least as restricted:
∀x ∈ BmM : x′ ∈ Res(x)⇒ f(x′) ⊆ f(x). (42)
For functions f, g : BmM → P(BnM), g is a subfunction of f (we write g ⊆ f), if and only if g(x) ⊆ f(x)
for all x ∈ BmM.
Suppose we ask whether a function f is implementable with simple registers only, i.e., if f ∈ FunS .
Since any (unrolled) circuit C implementing f must have C1 ⊆ f , Corollary 10 and Observation 11 state
a necessary condition for f ∈ FunS : f must have a natural subfunction. Theorem 23 establishes that
this condition is sufficient, too.
Theorem 23. Let g : BmM → P(BnM) be a function. Then g ∈ FunS if and only if g has a natural
subfunction.
Proof. For the only-if-direction, suppose that C is a circuit with only simple registers such that C1 ⊆
g; by Theorem 19, such a circuit exists. C1 is bit-wise and closed by Corollary 10, and specific by
Observation 11. Hence, choosing f := C1 yields a natural subfunction of g.
We proceed with the if-direction. Let f ⊆ g be a natural subfunction of g, and construct a circuit C
that implements f . As f is bit-wise, we may w.l.o.g. assume that n = 1. If f(·) = {0} or f(·) = BM, let
C be the circuit whose output register is driven by a Const0-gate; if f(·) = {1}, use a Const1-gate.
Otherwise, we construct C as follows. Consider fB : B
m → {{0}, {1}} given by
fB(x) =
{
{0} if f(x) = {0} or f(x) = BM, and
{1} if f(x) = {1}. (43)
We call a partial variable assignment A that implies fB(x) = {1} for all x obeying A an implicant of fB;
if the number of variables fixed by A is minimal w.r.t. A being an implicant, we call A a prime implicant
of fB. Construct C from And-gates, one for each prime implicant of fB, with inputs connected to the
respective, possibly negated, input registers present in the prime implicant. All And-gate outputs are
fed into a single Or-gate driving the circuit’s only output register.
By construction, C1(x) = fB(x) ⊆ f(x) for all x ∈ Bm. To see C1 ⊆ f , consider x ∈ BmM \ Bm and
make a case distinction.
(1) If f(x) = BM, then trivially C1(x) ⊆ f(x).
(2) If f(x) = {0}, we have for all x′ ∈ Res(x) that f(x′) = fB(x′) = {0} by (42). Thus, for each
such x′, all And-gate outputs are 0. Furthermore, under input x and for each And-gate, there
must be at least one input that is stable 0: Otherwise, there would be some x′ ∈ Res(x) making
one And-gate output 1, resulting in fB(x
′) = {1}. By our definition of gate behavior, this entails
that all And-gates output 0 for all x′ ∈ ResM(x) as well, and hence C1(x) = {0} = f(x).
(3) If f(x) = {1}, all x′ ∈ Res(x) have f(x′) = fB(x′) = {1} by (42). Thus, fB outputs {1} inde-
pendently from the metastable bits in x, and there is a prime implicant of fB which relies only
on stable bits in x. By construction, some And-gate in C implements that prime implicant. This
And-gate receives only stable inputs from x, and hence outputs a stable 1. The Or-gate receives
that 1 as input and, by definition of gate behavior, outputs stable 1. Hence, C1(x) = {1} = f(x).
As f is closed, this case distinction is exhaustive. The claim follows as one round of C implements f .
Theorem 23 is useful for checking if a circuit implementing some function exists; its proof is construc-
tive. However, we obtain no non-trivial bound on the size of the respective circuit — covering all prime
implicants can be costly. While efficient metastability-containing implementations exist [9, 23], it is an
open question (1) which functions can be implemented efficiently in general, and (2) what the overhead
for metastability-containment w.r.t. an implementation oblivious to metastability is.
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7.2 Metastable Closure
We propose a generic method of identifying and creating functions implementable with simple registers.
Consider a classical Boolean function f : Bm → Bn defined for stable in- and outputs only. Lift the
definition of f to [f ]M dealing with (partly) metastable inputs analogously to gate behavior in Section 2.2:
Whenever all metastable input bits together can influence the output, specify the output as “anything
in BM.” We call [f ]M the metastable closure of f , and argue below that [f ]M ∈ FunS . For f : BmM →
P(BnM), i.e., for more flexible specifications, [f ]M is defined analogously.
Definition 24 (Metastable Closure). For a function f : BmM → P(BnM), we define its metastable closure
[f ]M : B
m
M → P(BnM) component-wise for i ∈ [n] by
[f ]M(x)i :=

{0} if ∀x′ ∈ ResM(x) : f(x′)i = {0},
{1} if ∀x′ ∈ ResM(x) : f(x′)i = {1},
BM otherwise.
(44)
We generalize (44) to Boolean functions. For f : Bm → Bn, we define [f ]M : BmM → P(BnM) as
[f ]M(x)i :=

{0} if ∀x′ ∈ Res(x) : f(x′)i = 0,
{1} if ∀x′ ∈ Res(x) : f(x′)i = 1,
BM otherwise.
(45)
By construction, [f ]M is bit-wise, closed, specific, and hence natural.
Observation 25. [f ]M ∈ FunS for all f : Bm → Bn and for all f : BmM → P(BnM).
7.2.1 Showing what is Possible
An immediate consequence of Observation 25 for the construction of circuits is that, given an arbitrary
Boolean function f : Bm → Bn, there is a circuit without masking registers that implements [f ]M.
For f : Bm → Bn, Theorem 23 shows that [f ]M is the minimum extension of f implementable with
simple registers: by (42) any natural extension g of f must satisfy
∀x ∈ BmM,∀i ∈ [n] :
⋃
x′∈Res(x)
f(x′)i ⊆ g(x)i, (46)
and thus ∃x′, x′′ ∈ Res(x) : f(x′)i 6= f(x′′)i ⇒ g(x)i = BM by (41).
7.2.2 Showing what is Impossible
In order to show that a function is not implementable with simple registers only, it suffices to show that
it violates the preconditions of Theorem 23, i.e., that it has no natural subfunction.
Example 26. Consider f : B2M → P(B2M) with
f(x) := ResM(x) \ {MM}. (47)
This function specifies to copy a 2-bit input, allowing metastability to resolve to anything except MM.
No circuit without masking registers implements f : f /∈ FunS.
The recipe to prove such a claim is:
(1) For contradiction, assume f ∈ FunS , i.e., that f has some natural subfunction g ⊆ f by Theorem 23.
(2) By specification of f , the individual output bits of g can become metastable for input MM.
(3) Since g is bit-wise, it follows that MM ∈ g(MM).
(4) This contradicts the assumption that g ⊆ f .
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Proof. Assume for contradiction f ∈ FunS , i.e., that f has a natural subfunction g ⊆ f by Theorem 23.
As specified in (47), f(00)1 = {0} and f(11)1 = {1}. Since g ⊆ f and g(x) 6= ∅ because g is closed, we
have g(00)1 = {0} and g(11)1 = {1}. The fact that g is specific implies that g(00)1 ∪ g(11)1 ⊆ g(MM)1,
i.e., {0, 1} ∈ g(MM)1. This in turn means that g(MM)1 = BM, because g is closed. Furthermore, we
know that g is bit-wise, so g = g1×g2 with g1(00) = {0}, g1(11) = {1}, and g1(MM) = BM. Analogously,
g2(00) = {0}, g2(11) = {1}, and g2(MM) = BM.
Since g is bit-wise, g(MM) = g1(MM) × g2(MM) 3 MM, but MM /∈ f(MM), contradicting the
assumption g ⊆ f . As we did not make any restrictions regarding g, this holds for all natural subfunctions
of f . It follows that f /∈ FunS .
8 Components for Clock Synchronization
This section demonstrates the power of our techniques: We establish that a variety of metastability-
containing components are a reality. Due to the machinery established in the previous sections, this
is possible with simple checks (usually using Observation 25). The list of components is by no means
complete, but already allows implementing a highly non-trivial application.
We are the first to demonstrate the physical implementability of the fault-tolerant clock synchro-
nization algorithm by Lundelius Welch and Lynch [24] with deterministic correctness guarantee, despite
the unavoidable presence of metastable upsets. The algorithm of Lundelius Welch and Lynch is widely
applied, e.g., applied in the Time-Triggered Protocol (TTP) [22] and in FlexRay [6]. While the software–
hardware based implementations of TTP and FlexRay achieve a precision in the order of microseconds,
higher operating frequencies ultimately require a pure hardware implementation. Recently, an imple-
mentation of the algorithm of Lundelius Welch and Lynch based on an FPGA has been presented by
Kinali et al. [19]. All known implementations, however, synchronize potentially metastable inputs before
computations — a technique that becomes less reliable with increasing operating frequencies, since less
time is available for metastability resolution.
Moreover, classical bounds for the MTBF for metastable upsets assume a uniform distribution of
input transitions; this is not guaranteed to be the case in clock synchronization, since the goal is to align
clock ticks. Either way, synchronizers do not deterministically guarantee stabilization, and errors are
bound to happen eventually when n clocks take n(n−1) samples at, e.g., 1 GHz. The combination of ever-
increasing operating frequencies and the inevitability [25] of metastable upsets when measuring relative
timing deviations leads us to a fundamental question: Does the unavoidable presence of metastable
upsets pose a principal limit on the operating frequency? We show that this is not the case.
8.1 Algorithm and Required Components
Our core strategy is the separation of concerns outlined in Section 1 and Figure 1. The key is that the
digital part of the circuit can become metastable, but that metastability is contained and ultimately
translated into bounded fluctuations in the analog world, not contradicting Marino.
We propose an implementation for n clock-synchronization nodes with at most f < n/3 faulty nodes,
in which each node does the following.
8.1.1 Step 1: Analog to Digital
First, we step from the analog into the digital world: Delays between n− 1 remote pulses and the local
pulse are measured with TDCs. The measurement can be realized such that at most one of the output
bits, accounting for the difference between x and x+ 1 ticks, becomes metastable; we say such numbers
have precision-1 and formally define them in Section 8.2.
TDCs can be implemented using tapped delay lines or Vernier delay line TDCs [16, 28, 29]; see
Figure 11: A line of delay elements is tapped in between each two consecutive elements, driving the data
input port of initially enabled latches initialized to 0. The rising transition of the remote clock signal
fed into the delay line input then passes through the line, and sequentially sets the latches to 1; the
rising transition of the local clock signal is used to disable all latches at once. After that, the delay line’s
latches contain the time difference as unary TC. Choosing the propagation delays between the latches
larger than their setup/hold times, we ensure that at most one bit is metastable, i.e., their status is of
the form 1∗0∗ or 1∗M0∗. The output is hence a precision-1 TC-encoded time difference.
A traditional implementation would use synchronizers on the TDC outputs. This delays the com-
putation and encourages stabilization, but does not enforce it. However, clock synchronization cannot
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Figure 11: Tapped delay line TDC. It is read as either 1k0n−k or 1kM0n−k−1, i.e., produces at most one
metastable bit and hence has precision-1.
afford to wait. Furthermore, we prefer guaranteed correctness over a probabilistic statement: Four nodes,
each sampling at 1 GHz, sample 1.2 ·1010 incoming clock pulses per second; synchronizers cannot provide
sufficiently small error probabilities when allocating 1 ns or less for metastability resolution [5]. Hence,
we consider the use of metastability-containing arithmetic instead of synchronizers mandatory.
8.1.2 Step 2: Encoding
We translate the time differences into BRGC, making storage and subsequent components much more
efficient. The results are BRGC-encoded time differences with at most one metastable bit of precision-1.
In this step, metastability-containing TC to BRGC conversion is needed and we discuss it in Sec-
tion 8.3.1. A more efficient way is to use a metastability-containing TDC which directly produces BRGC
of precision-1; such a component is presented in [14].
8.1.3 Step 3: Sorting Network
A sorting network selects the (f+1)-th and (n−f)-th largest remote-to-local clock differences (tolerating
f faults requires to discard the smallest and largest f values).
This requires 2-sort building blocks that pick the minimum and maximum of two precision-1 BRGC-
encoded inputs preserving precision-1. We discuss this in Section 8.3.2; efficient implementations are
given in [9, 23] and improved in [13].
8.1.4 Step 4: Decoding and Digital to Analog
The BRGC-encoded (f + 1)-th and (n − f)-th largest remote-to-local clock differences are translated
back to TC-encoded numbers. As discussed in Section 8.3.3, this can be done preserving precision-1, i.e.,
such that the results are of the form 1∗0∗ or 1∗M0∗.
Finally, we step back into the analog world, again without losing precision: The two values are used to
control the local clock frequency via a Digitally Controlled Oscillator (DCO). However, the DCO design
must be chosen with care. Designs that switch between inverter chains of different length to modify the
frequency of a ring oscillator cannot be used, as metastable switches may occur exactly when a pulse
passes. Instead, we use a ring oscillator whose frequency is controlled by analog effects such as changes
in inverter load or bias current, see e.g. [10, 27, 36]. While the at most two metastable control bits may
dynamically change the load of two inverters, this has a limited effect on the overall frequency change
and does not lead to glitches within the ring oscillator.
Carefully note that this gives a guaranteed end-to-end uncertainty of a single bit through all digital
computations.
8.2 Encoding and Precision
An appropriate encoding is key to designing metastability-containing arithmetic components. If, for ex-
ample, a control bit u indicating whether to increase x = 7 by 1 is metastable, and x is encoded in binary,
the result must be a metastable superposition of 00111 and 01000, i.e., anything in Res(0MMMM) and
thus an encoding of any number x′ ∈ [16] — even after resolving metastability! The original uncertainty
between 7 and 8 is massively amplified; a good encoding should contain the uncertainty imposed by
u = M.
Formally, a code is an injective function γ : [n] → Bk mapping a natural number x ∈ [n] to its
encoded representation. For y = γ(x), we define γ−1(y) := x, and for sets X, γ(X) := {γ(x) | x ∈ X}
and γ−1(X) := {x | γ(x) ∈ X}. In this work, we consider two encodings for input and output: TC
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Figure 12: Efficient TC-to-BRGC conversion.
and BRGC. For the 4-bit (unary) TC we use un: [5] → B4 with un(1) = 0001 and un−1(0111) = 3;
un−1(0101) does not exist. BRGC, compare Figure 12(a), is represented by rg(x), and is much more
efficient, using only dlog2 ne bits. In fact, rg : [2k]→ Bk is bijective.
We choose un and rg due to the property that in both encodings, for x ∈ [k − 1], γ(x) and γ(x+ 1)
differ in a single bit only. This renders them suitable for metastability-containing operations. We revisit
the above example with the metastable control bit u indicating whether to increase x = 7 by 1. In
BRGC, 7 is encoded as 00100 and 8 as 01100, so their metastable superposition resolves to Res(0M100),
i.e., only to 7 or 8. Since the original uncertainty was whether or not to increase x = 7 by 1, the
uncertainty is perfectly contained instead of amplified as above. We formalize the notion of the amount
of uncertainty in a partially metastable code word: x ∈ BkM has precision-p (w.r.t. the code γ) if
max
{
y − y¯ | y, y¯ ∈ γ−1(Res(x))} ≤ p, (48)
i.e., if the largest possible difference between resolutions of x is bounded by p. The precision of x w.r.t.
γ is undefined if some y ∈ Res(x) is no code word, which is not the case in our application.
Note that the arithmetic components presented below make heavy use of BRGC. This makes them
more involved, but they are exponentially more efficient than their TC counterparts in terms of memory
and avoid the amplification of uncertainties incurred by standard binary encoding. As a matter of fact,
recently proposed efficient implementations for metastability-containing sorting networks [9, 23] and
metastability-containing TDCs [14] use BRGC.
8.3 Digital Components
In the following, we show that all metastability-containing components required for the clock synchro-
nization algorithm outlined in Section 8.1 exist. As motivated above, the components have to maintain
meaningful outputs in face of limited metastability; more precisely, we deal with precision-1 inputs due
to the nature of TDCs (see Section 8.1.1). Note that this section greatly benefits from the machinery
established in previous sections — in particular from Observation 25 which immediately shows which
components exist.
8.3.1 Thermometer to Binary Reflected Gray Code
At the hand of the example circuit in Figure 12, we show how precision-1 TC-encoded data can be
efficiently translated into precision-1 BRGC-encoded data. Figure 12(b) depicts the circuit that translates
a 7-bit TC into a 3-bit BRGC; note that gate count and depth are optimal for a fan-in of 2. The circuit
can be easily generalized to n-bit inputs, having a gate depth of blog2 nc. While such translation circuits
are well-known, it is important to check that the given circuit fulfills the required property of preserving
precision-1: This holds as each input bit influences exactly one output bit, and, due to the nature of
BRGC, this bit makes exactly the difference between rg(x) and rg(x + 1) given a TC-encoded input of
1xM07−x−1.
8.3.2 Sorting Networks
It is well-known that sorting networks can be efficiently composed from 2-sort building blocks [1, 2],
which map (x, y) to (min{x, y},max{x, y}). We show that max (and analogously min) of two precision-1
k-bit BRGC numbers is implementable without masking registers, such that each output has precision-1.
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Observe that this is straightforward for TC-encoded inputs with bit-wise And and Or for min and max,
respectively. We show, however, that this is possible for BRGC inputs as well; efficient implementations
of the proposed 2-sort building blocks are presented in [9, 23].
Lemma 27. Define maxBRGC : B
k ×Bk → Bk as
maxBRGC(x, y) := rg
(
max
{
rg−1(x), rg−1(y)
})
. (49)
Then [maxBRGC]M ∈ FunS and it determines precision-1 output from precision-1 inputs x and y.
Proof. Since x and y have precision-1, rg−1(Res(x)) ⊆ {a, a+ 1} for some a ∈ [2k − 1] (analogously for
y w.r.t. some b ∈ [2k − 1]). W.l.o.g. assume a ≥ b, i.e., for all possible resolutions of x and y, the circuit
must output rg(a) or rg(a+ 1). By Definition 24 and the fact that rg(a) and rg(a+ 1) differ in a single
bit only, [maxBRGC]M(x, y) has at most one metastable bit and precision-1.
An analogous argument holds for
minBRGC(x, y) := rg
(
min
{
rg−1(x), rg−1(y)
})
. (50)
8.3.3 Binary Reflected Gray to Thermometer Code
A BRGC-encoded number of precision-1 has at most one metastable bit: For any up-count from (an
encoding of) x ∈ [2k − 1] to x + 1, a single bit changes, which thus can become metastable if it has
precision-1. It is possible to preserve this guarantee when converting to TC.
Lemma 28. Define rg2un: Bk → B(2k−1) as
rg2un(x) := un
(
rg−1(x)
)
. (51)
Then [rg2un]M ∈ FunS converts its parameter to TC, preserving precision-1.
Proof. If x has precision-1, then rg−1(Res(x)) ⊆ {a, a + 1} for some a ∈ [2k − 1]. Hence, un(a) and
un(a+ 1) differ in a single bit, proving the claim.
9 Conclusion
No digital circuit can reliably avoid, detect, or resolve metastable upsets [25]. So far, the only known
counter strategy has been to use synchronizers — trading time for an increased probability of resolving
metastability. We propose a fundamentally different method: It is possible to design efficient digital
circuits that tolerate a certain degree of metastability in the input. This technique features critical
advantages:
(1) Where synchronizers decrease the odds of failure, our techniques provide deterministic guarantees.
A synchronizer may or may not stabilize in the allotted time frame. Our model, on the other hand,
guarantees to return one of a specific set of known values — like the metastable closure, but this
depends on the application — without relying on probabilities.
(2) Our approach avoids synchronization delay and, in principle, allows higher operating frequencies.
If the required functions can be implemented in a metastability-containing way, there is no need
to use a synchronizer, i.e., to wait a fixed amount of clock cycles before starting the computation.
(3) Even if metastability needs to be resolved eventually, one can still save time by allowing for stabi-
lization during the metastability-containing computations.
In light of these properties, we expect our techniques to prove useful for a variety of applications,
especially in time- and mission-critical scenarios.
As a consequence of our techniques, we are the first to establish the implementability of the fault-
tolerant clock synchronization algorithm by Lundelius Welch and Lynch [24] with a deterministic cor-
rectness guarantee, despite the unavoidable presence of metastable upsets.
Furthermore, we fully classify the functions computable with circuits restricted to standard registers.
Finally, we show that circuits with masking registers become computationally more powerful with each
round, resulting in a non-trivial hierarchy of computable functions.
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Future Work In this work, we focus on computability under metastable inputs. There are many open
questions regarding circuit complexity in our model of computation. It is of interest to reduce the gate
complexity and latency of circuits, as well as to determine the complexity overhead of metastability-
containment in general. In particular, the overhead of implementing the metastable closure [f ]M as
compared to an implementation of f that is oblivious to metastability — and if there has to be an overhead
at all — is an open question, in general as well as for particular functions f . Recently, promising results
have been obtained for sorting networks [9, 23], a TDC that directly produces precision-1 BRGC [14],
and network-on-chip routers [30].
Masking registers are computationally strictly more powerful than simple registers (Theorem 21).
An open question is which metastability-containing circuits benefit from masking registers, and to find
further examples separating FunrM from Fun
r+1
M .
Our model does not capture clock gating, i.e., non-input registers are overwritten in every clock
cycle. Hence, storing intermediate results in masking registers is pointless: Taking advantage of at most
one read from an input masking-register becoming metastable does not apply to results of intermediate
computations. It is an open problem whether this makes a difference in terms of computability.
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